UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/708,270	02/20/2004	Mark Bilak	FIS920040015US1	2269
	7590 04/10/200 NAL BUSINESS MAC	EXAMINER		
DEPT. 18G BLDG. 300-482 2070 ROUTE 52 HOPEWELL JUNCTION, NY 12533			CONNOLLY, MARK A	
			ART UNIT	PAPER NUMBER
			2115	
			MAIL DATE	DELIVERY MODE
			04/10/2008	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Advisory Action Before the Filing of an Appeal Brief

Application No.	Applicant(s)	
10/708,270	BILAK, MARK	
Examiner	Art Unit	
LXAIIIIIEI	Artonic	

	MARK CONNOLLY	2115	
The MAILING DATE of this communication appe	ars on the cover sheet with the	correspondence add	ress
THE REPLY FILED <u>18 March 2008</u> FAILS TO PLACE THIS AP	PLICATION IN CONDITION FOR	ALLOWANCE.	
1. The reply was filed after a final rejection, but prior to or on application, applicant must timely file one of the following application in condition for allowance; (2) a Notice of Appelor Continued Examination (RCE) in compliance with 37 Coperiods:	replies: (1) an amendment, affidav eal (with appeal fee) in compliance	it, or other evidence, w with 37 CFR 41.31; or	hich places the (3) a Request
 a) The period for reply expires months from the mailing b) The period for reply expires on: (1) the mailing date of this A no event, however, will the statutory period for reply expire to Examiner Note: If box 1 is checked, check either box (a) or (dvisory Action, or (2) the date set forth ter than SIX MONTHS from the mailin	g date of the final rejection	n.
MONTHS OF THE FINAL REJECTION. See MPEP 706.07(i Extensions of time may be obtained under 37 CFR 1.136(a). The date have been filed is the date for purposes of determining the period of extunder 37 CFR 1.17(a) is calculated from: (1) the expiration date of the set forth in (b) above, if checked. Any reply received by the Office later may reduce any earned patent term adjustment. See 37 CFR 1.704(b). NOTICE OF APPEAL). on which the petition under 37 CFR 1. ension and the corresponding amount hortened statutory period for reply orig	36(a) and the appropriat of the fee. The appropriationally set in the final Office	e extension fee ate extension fee e action; or (2) as
 The Notice of Appeal was filed on A brief in comp filing the Notice of Appeal (37 CFR 41.37(a)), or any exter Notice of Appeal has been filed, any reply must be filed wi AMENDMENTS 	nsion thereof (37 CFR 41.37(e)), to	avoid dismissal of the	
3. The proposed amendment(s) filed after a final rejection, to (a) They raise new issues that would require further cor (b) They raise the issue of new matter (see NOTE below (c) They are not deemed to place the application in beta appeal; and/or	nsideration and/or search (see NO w);	TE below);	
(d) They present additional claims without canceling a converse NOTE: (See 37 CFR 1.116 and 41.33(a)). 4. The amendments are not in compliance with 37 CFR 1.12			PTOL-324).
 5. Applicant's reply has overcome the following rejection(s): 6. Newly proposed or amended claim(s) would be all non-allowable claim(s). 	·		·
7. For purposes of appeal, the proposed amendment(s): a) how the new or amended claims would be rejected is proved the status of the claim(s) is (or will be) as follows: Claim(s) allowed: Claim(s) objected to: Claim(s) rejected: 1-16 and 25. Claim(s) withdrawn from consideration: 17-24.		ll be entered and an e	xplanation of
AFFIDAVIT OR OTHER EVIDENCE			
 The affidavit or other evidence filed after a final action, but because applicant failed to provide a showing of good and was not earlier presented. See 37 CFR 1.116(e). 			
9. The affidavit or other evidence filed after the date of filing entered because the affidavit or other evidence failed to o showing a good and sufficient reasons why it is necessary	vercome <u>all</u> rejections under appe	al and/or appellant fail	s to provide a
 The affidavit or other evidence is entered. An explanation <u>REQUEST FOR RECONSIDERATION/OTHER</u> 	n of the status of the claims after e	ntry is below or attach	ed.
The request for reconsideration has been considered but See Continuation Sheet.	does NOT place the application in	n condition for allowan	ce because:
12. ☐ Note the attached Information <i>Disclosure Statement</i>(s). (13. ☐ Other:	PTO/SB/08) Paper No(s)		
	/Mark Connolly/ Primary Examiner Art Unit: 2115		

Continuation of 11. does NOT place the application in condition for allowance because: In the REMARKS the applicants argue in substance that 1) Fujioka does not teach determining the difference between a minimum operating voltage uniquely determined for an IC and a predetermined nominal voltage selected for a family of ICs and therefore does not teach setting the operating voltage of an IC based in the difference and 2) Halepete does not teach voltage control information corresponding to a difference between a minimum operating voltage uniquely determined for the IC and a predetermined nominal voltage selected for a family of integrated circuits.

In response to applicant's arguments against the references individually, one cannot show nonobviousness by attacking references individually where the rejections are based on combinations of references. See In re Keller, 642 F.2d 413, 208 USPQ 871 (CCPA 1981); In re Merck & Co., 800 F.2d 1091, 231 USPQ 375 (Fed. Cir. 1986).

Fujioka teaches determining a minimum operating voltage uniquely determined for an IC [0007]. In summary, Fujioka suggests that a minimum voltage requirement amongst ICs can vary in accordance with a manufacturing process. Knowing this, Fujioka provides a means to test and determine a minimum voltage requirement for a particular IC within the system [abstract]. The newly determined minimum voltage is then stored for future reference if determined to be an effective minimum voltage. Furthermore, Fujioka teaches that in the event that the IC needs to be cooled, the system can reduce the voltage to the IC to the determined minimum voltage [0017]. It is interpreted the voltage being supplied to the IC before the reduction is a predetermined operating voltage for the family of ICs. That is the Fujioka system provides the predetermined voltage to the IC then when it is necessary to cool the IC down, the system then supplies the uniquely determined minimum voltage to the IC by providing control information to the DC-DC converter which controls the voltage supplied to the IC.

Although Fujioka teaches controlling the voltage supplied to the IC based on control information derived from the uniquely determined minimum voltage stored in memory, it is interpreted that the control information corresponds directly to the minimum operating voltage and not a DIFFERENCE between the minimum operating voltage and the predetermined voltage for the family of ICs. Halepete teaches that rather than decreasing the voltage directly in one step, the reduction can also be performed in a series of steps [col. 7 lines 33-35]. It was argued that it would have been obvious to one of ordinary skill in the art to try decreasing the voltage in a series of steps rather than in a single step because a person with ordinary skill has good reason to pursue the known options within his or her technical grasp. It is obvious that in the Fujioka-Halepete system, when cooling the IC by reducing the voltage to the uniquely determined minimum voltage in a series of steps, those steps would correspond to the difference between the predetermined voltage for the family of ICs and the uniquely determined minimum voltage. This is because the voltage is being transitioned from the predetermined voltage to the uniquely determined minimum voltage in a series of steps and those individual steps represent voltages which fall in between the two voltages. The voltage range in between the two voltages corresponds to the difference of both voltages and therefore since the voltages applied in the series of steps obviously would fall within the voltage range, they also would correspond to the difference between the predetermined voltage for the family of ICs and the uniquely determined minimum voltage.

Regarding the amendments to claims 9 and 25, these are rejected on the same basis as set forth in the previous rejections of claims 9 and 25 set forth in the previous final office action and further in view of the arguments above for claim 1. As argued above, Fujioka does teach determining a unique minimum voltage requirement for a particular IC since minimum operating voltages amongst ICs can vary in accordance with a manufacturing process.

Claims 1-16 and 25 stand rejected over the prior art and therefore the application is not in condition for allowance..